ASIC/FPGA Design and Verification Out Source Services

The SDIO project is far from being complete. From time time I'll add more code and debug the existing code. As opposed to Full Explained VCD Waves, the last release VCD won't have an explanation. The VCD of the last release is at the download page:

1. The update of Fri May 16 21:12:33 IDT 2008 includes an R2 CID response. The following info is carried in the response:Update CMD2 and R2
2. The update of Wed May 21 16:24:22 IDT 2008 includes an R6 CMD3 (RCA) response. The following info is carried in the response:Update CMD3 and R6
3. The update of Fri May 23 10:23:12 IDT 2008 includes an R2 CMD10 (RCA) response. The following info is carried in the response:Update CMD10 and R2
4. The update of Sat May 24 20:58:19 IDT 2008 includes an R2 CMD9 response. The following info is carried in the response:Update CMD9 and R2
5. The update of Fri May 30 10:42:51 IDT 2008 includes an R1b/R1 CMD7/CMD16 response. The following info is carried in the response:Update CMD7/CMD16 and R1b/R1

Home

CRC7 VCD Wave Description SDIO VCD CRC7 Wave Flow

SDIO Slave Free Code SDIO Master non Free Code

Contact me now at:

I would be happy to offer my services. Call ASAP !